riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

debug: Put DebugROM back inside the overall Debug Module (#647)

This commit is contained in:
Megan Wachs 2017-04-03 16:36:53 -07:00 committed by GitHub
parent d2c1bdc2ce
commit 629e9a2ef6
3 changed files with 4 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/RISCVPlatform.scala
View File

@ -15,12 +15,10 @@ trait CoreplexRISCVPlatform extends CoreplexNetwork {
val module: CoreplexRISCVPlatformModule
val debug = LazyModule(new TLDebugModule())
val debug_rom = LazyModule(new TLDebugModuleROM())
val plic = LazyModule(new TLPLIC(maxPriorities = 7))
val clint = LazyModule(new CoreplexLocalInterrupter)
debug.node := TLFragmenter(cbus_beatBytes, cbus_lineBytes)(cbus.node)
debug_rom.node := TLFragmenter(cbus_beatBytes, cbus_lineBytes)(cbus.node)
plic.node := TLFragmenter(cbus_beatBytes, cbus_lineBytes)(cbus.node)
clint.node := TLFragmenter(cbus_beatBytes, cbus_lineBytes)(cbus.node)

2
src/main/scala/uncore/devices/Rom.scala
View File

@ -16,7 +16,7 @@ class TLROM(val base: BigInt, val size: Int, contentsDelayed: => Seq[Byte], exec
resources: Seq[Resource] = new SimpleDevice("rom", Nil).reg)(implicit p: Parameters) extends LazyModule
{
val node = TLManagerNode(beatBytes, TLManagerParameters(
val node = TLManagerNode(beatBytes, TLManagerParameters (
address = List(AddressSet(base, size-1)),
resources = resources,
regionType = RegionType.UNCACHED,

20
src/main/scala/uncore/devices/debug/Debug.scala
View File

@ -218,20 +218,6 @@ class DebugCtrlBundle (nComponents: Int)(implicit val p: Parameters) extends Par
val dmactive = Bool(OUTPUT)
}
//*****************************************
// Debug ROM
//
// *****************************************
class TLDebugModuleROM()(implicit p: Parameters) extends TLROM(
base = DsbRegAddrs.ROMBASE, // This is required for correct functionality. It's not a parameter.
size = 0x800,
contentsDelayed = DebugRomContents(),
executable = true,
beatBytes = p(XLen)/8,
resources = new SimpleDevice("debug_rom", Seq("sifive,debug-013")).reg
)
// *****************************************
// Debug Module
//
@ -458,7 +444,7 @@ class TLDebugModuleInner(device: Device, getNComponents: () => Int)(implicit p:
)
val tlNode = TLRegisterNode(
address=Seq(AddressSet(0, 0x7FF)), // This is required for correct functionality, it's not configurable.
address=Seq(AddressSet(0, 0xFFF)), // This is required for correct functionality, it's not configurable.
device=device,
deviceKey="reg",
beatBytes=p(XLen)/8,
@ -890,7 +876,7 @@ class TLDebugModuleInner(device: Device, getNComponents: () => Int)(implicit p:
PROGBUF -> programBufferMem.map(x => RegField(8, x)),
// These sections are read-only.
// ROMBASE -> romRegFields,
ROMBASE -> DebugRomContents().map(x => RegField.r(8, (x & 0xFF).U(8.W))),
GO -> goBytes.map(x => RegField.r(8, x)),
WHERETO -> Seq(RegField.r(32, whereToReg)),
ABSTRACT -> abstractGeneratedMem.map(x => RegField.r(32, x))
@ -1080,7 +1066,7 @@ class TLDebugModuleInnerAsync(device: Device, getNComponents: () => Int)(implici
class TLDebugModule(implicit p: Parameters) extends LazyModule {
val device = new SimpleDevice("debug-controller", Seq("riscv,debug-013")){
val device = new SimpleDevice("debug-controller", Seq("sifive,debug-013","riscv,debug-013")){
override val alwaysExtended = true
}