Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
b2b4725522c7d69b81204d98eb98a0683eda5410
rocket-chip/src/main/scala
T
History
Andrew Waterman b2b4725522 Fix zero-width wire issues when ITIM is disabled
2017-04-26 22:43:00 -07:00
..
config
Configs: use a uniform syntax without Match exceptions (#507)
2017-01-13 14:41:19 -08:00
coreplex
coreplex: make rational+synchronous crossing configurable (#688)
2017-04-19 16:16:05 -07:00
diplomacy
Make more require statements in diplomacy verbose (#693)
2017-04-20 13:18:39 -07:00
groundtest
Fix regression in groundtest DummyPTW
2017-03-28 00:56:14 -07:00
jtag
jtag: make it easier to assign MFR ID externally
2017-04-14 01:03:11 -07:00
junctions
debug: Remove older version of JTAG interface as it is superseded by the one in jtag package.
2017-03-27 21:25:37 -07:00
regmapper
regmapper: remove the Pipe in the RegMapper Queue
2017-04-19 21:37:37 -07:00
rocket
Fix zero-width wire issues when ITIM is disabled
2017-04-26 22:43:00 -07:00
rocketchip
Filter out duplicate test suites
2017-04-24 02:01:15 -07:00
tile
Size hartid field with NTiles, not XLen
2017-04-26 20:11:43 -07:00
uncore
Use val instead of def in ECC calculations
2017-04-26 19:35:35 -07:00
unittest
unittest: put AtomicAutomata under regression
2017-04-14 15:13:39 -07:00
util
Support indexing 1-entry Seqs
2017-04-26 19:35:35 -07:00
Powered by Gitea Version: 1.27.1 Page: 15ms Template: 5ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API