1
0
rocket-chip/uncore
Andrew Waterman acc0d2b06c Only use LSBs for HTIF control regs
For now, at least...
2013-11-25 04:34:16 -08:00
..
src/main/scala Only use LSBs for HTIF control regs 2013-11-25 04:34:16 -08:00
.gitignore Properly ignore target files 2013-09-24 16:02:00 -07:00
build.sbt simplify build.sbt 2013-09-26 09:51:14 -07:00
README standardizing sbt build conventions 2013-08-15 15:57:16 -07:00

This is the repository for uncore components assosciated with UCB_BAR chip
projects. To uses these modules, include this repo as a git submodule within
the your chip repository and add it as Project in your chip's build.scala. 
These components are only dependent on Chisel, i.e.
lazy val uncore = Project("uncore", file("uncore"), settings = buildSettings) dependsOn(chisel)