1
0
Files
rocket-chip/src/main/scala/rocket
Andrew Waterman c366007a0d Tighten PMAs for LR/SC and misaligned accesses
- LR/SC on cacheable memory only (not even scratchpad)
- No misaligned accesses on regions with get/put-effects
2017-04-18 00:47:58 -07:00
..
2017-02-09 13:59:09 -08:00
2017-03-09 13:58:50 -08:00
2017-02-09 13:59:09 -08:00
2017-02-09 13:59:09 -08:00
2017-02-09 13:59:09 -08:00
2017-03-09 13:58:50 -08:00
2017-03-31 12:17:41 -07:00
2017-04-05 21:46:55 -07:00
2017-03-24 16:39:52 -07:00
2017-02-09 13:59:09 -08:00
2017-04-14 01:03:11 -07:00
2017-02-09 13:59:09 -08:00