riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
855 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
a564f08702
Go to file
Christopher Celio a564f08702 Rename dmem.sret signal to more accurate invalidate_lr
2015-04-11 02:26:33 -07:00
rocket Rename dmem.sret signal to more accurate invalidate_lr 2015-04-11 02:26:33 -07:00