This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
Code
Releases
Activity
855
Commits
1
Branch
0
Tags
a564f08702593b59b17f3cac5636e9924ed7dcc4
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Christopher Celio
a564f08702
Rename dmem.sret signal to more accurate invalidate_lr
2015-04-11 02:26:33 -07:00
rocket
Rename dmem.sret signal to more accurate invalidate_lr
2015-04-11 02:26:33 -07:00
S
Description
Rocket Chip Generator (
https://github.com/freechipsproject/rocket-chip
)
13
MiB
0
Stars
1
Watchers
0
Forks
Languages
Scala
93.1%
C++
2.1%
Python
2%
Makefile
1.2%
Verilog
0.8%
Other
0.7%