riscv/rocket-chip: Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip) - rocket-chip - Tiband Gitea

riscv/rocket-chip

Go to file

Howard Mao 9d2637c2c7 support empty submaps in interconnect generator

2016-01-07 11:55:24 -08:00

support empty submaps in interconnect generator

2016-01-07 11:55:24 -08:00

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%