riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
586 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
87cecc336f
Go to file
Andrew Waterman 87cecc336f Add new RTC as TileLink slave, not AXI master
2016-04-27 11:55:35 -07:00
uncore Add new RTC as TileLink slave, not AXI master 2016-04-27 11:55:35 -07:00