riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
1,055 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Andrew Waterman 83fa489cef Stop using HTIF CSR port 
The port itself is still present to keep other stuff compiling.
2016-05-02 14:40:52 -07:00
rocket
Stop using HTIF CSR port
2016-05-02 14:40:52 -07:00
Description
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
13 MiB
Languages
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%