This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
Code
Releases
Activity
844
Commits
1
Branch
0
Tags
822698b567fb0d04b0d21db742f6d64fb32d09cb
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Andrew Waterman
822698b567
support disabling supervisor mode (via UseVM parameter)
2015-03-24 19:32:45 -07:00
rocket
support disabling supervisor mode (via UseVM parameter)
2015-03-24 19:32:45 -07:00
S
Description
Rocket Chip Generator (
https://github.com/freechipsproject/rocket-chip
)
13
MiB
0
Stars
1
Watchers
0
Forks
Languages
Scala
93.1%
C++
2.1%
Python
2%
Makefile
1.2%
Verilog
0.8%
Other
0.7%