riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
844 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
822698b567
Go to file
Andrew Waterman 822698b567 support disabling supervisor mode (via UseVM parameter)
2015-03-24 19:32:45 -07:00
rocket support disabling supervisor mode (via UseVM parameter) 2015-03-24 19:32:45 -07:00