riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
47 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
7929600874
Go to file
Andrew Waterman 7929600874 change D$ to use FourStateCoherence protocol 
instead of ThreeStateIncoherence.
2012-03-07 01:26:35 -08:00
uncore change D$ to use FourStateCoherence protocol 2012-03-07 01:26:35 -08:00