This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
You've already forked rocket-chip
Code
Releases
Activity
Files
6c6f5a3843b8da5031cf9527cb2bd2f57ab99fc7
rocket-chip
/
vsim
/
Makefile
Scott Beamer
6c6f5a3843
add verilog target to build without simulator
2014-09-03 17:28:45 -07:00
691 B
Raw
Blame
History
View Raw
View Git Blame
Copy Permalink