1
0
rocket-chip/rocket/src/main/scala
2012-02-23 23:03:44 -08:00
..
arbiter.scala unify cache backend interfaces; generify arbiter 2012-02-20 00:51:48 -08:00
coherence.scala finished xact_finish and xact_abort transactors in coherence hub 2012-02-23 18:12:50 -08:00
consts.scala Improved TileIO organization, beginnings of hub implementation 2012-02-22 18:24:52 -08:00
cpu.scala expose FMA ports outside of FPU (for the VU) 2012-02-23 17:39:34 -08:00
ctrl_util.scala parameterize the scoreboards 2012-02-13 18:12:23 -08:00
ctrl_vec.scala bug fixes to ctrl_vec 2012-02-23 22:35:05 -08:00
ctrl.scala fix ctrl vec iface hookup - final 2012-02-23 23:03:44 -08:00
divider.scala update to new chisel 2012-02-11 17:20:33 -08:00
dpath_alu.scala new build system with updated chisel, hwacha 2012-02-14 19:43:59 -08:00
dpath_util.scala new htif protocol and implementation 2012-02-19 23:15:45 -08:00
dpath_vec.scala fix bug in rocket's vector datapath related to wakeup 2012-02-23 10:14:14 -08:00
dpath.scala move datapath control signals into control unit 2012-02-23 16:52:52 -08:00
dtlb.scala update to new chisel 2012-02-11 17:20:33 -08:00
fpu.scala expose FMA ports outside of FPU (for the VU) 2012-02-23 17:39:34 -08:00
htif.scala fix fpga build 2012-02-23 22:19:38 -08:00
icache_prefetch.scala unify cache backend interfaces; generify arbiter 2012-02-20 00:51:48 -08:00
icache.scala unify cache backend interfaces; generify arbiter 2012-02-20 00:51:48 -08:00
instructions.scala new mftx instruction format 2011-12-12 03:23:12 -08:00
itlb.scala update to new chisel 2012-02-11 17:20:33 -08:00
multiplier.scala update to new chisel 2012-02-11 17:20:33 -08:00
nbdcache.scala allocate a primary miss on a prefetch 2012-02-23 22:40:24 -08:00
ptw.scala update to new chisel 2012-02-11 17:20:33 -08:00
queues.scala update to new chisel 2012-02-11 17:20:33 -08:00
top.scala HTIF now controls CPU reset 2012-02-22 19:30:03 -08:00
util.scala declaring success on FPU for now 2012-02-14 19:11:57 -08:00