riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
6389120dbd
rocket-chip/src/main/scala/coreplex
History
Yunsup Lee 6ef8ee5d4d tilelink: add mask rom
2017-07-31 21:34:04 -07:00
..
BaseCoreplex.scala coreplex: change AsynchronousCrossing.sync default to 3 2017-07-27 15:44:51 -07:00
Configs.scala coreplex: retire RTCPeriod & introduce PeripheryBusParams.frequency (#887) 2017-07-25 00:55:55 -07:00
InterruptBus.scala Combine Coreplex and System Module Hierarchies (#875) 2017-07-23 08:31:04 -07:00
MemoryBus.scala tilelink: Filter now support arbitrary filter functions 2017-07-31 16:38:38 -07:00
PeripheryBus.scala coreplex: retire RTCPeriod & introduce PeripheryBusParams.frequency (#887) 2017-07-25 00:55:55 -07:00
Ports.scala Combine Coreplex and System Module Hierarchies (#875) 2017-07-23 08:31:04 -07:00
ResetVector.scala tilelink: add mask rom 2017-07-31 21:34:04 -07:00
RocketCoreplex.scala Merge pull request #899 from freechipsproject/wrapper-dedup 2017-07-28 10:52:59 -07:00
RTC.scala coreplex: retire RTCPeriod & introduce PeripheryBusParams.frequency (#887) 2017-07-25 00:55:55 -07:00
SystemBus.scala systembus: all slaves should have an output buffer 2017-07-29 00:13:33 -07:00