52e31f3298c4d10f5cea6fcea48cf05ad774bae7
This reduces div/mul/D$ miss latency by 1 cycle.
Languages
Scala
93.1%
C++
2.1%
Python
2%
Makefile
1.2%
Verilog
0.8%
Other
0.7%