riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
631 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
52e31f3298
Go to file
Andrew Waterman 52e31f3298 Bypass scoreboard updates 
This reduces div/mul/D$ miss latency by 1 cycle.
2013-08-24 14:44:04 -07:00
rocket/src/main/scala Bypass scoreboard updates 2013-08-24 14:44:04 -07:00