This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
Code
Releases
Activity
25
Commits
1
Branch
0
Tags
4bd0263a4a0559f287154409b5bfe5f188ee3ff0
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Rimas Avizienis
4bd0263a4a
added misaligned instruction check, cleaned up badvaddr handling
2011-11-10 03:38:59 -08:00
rocket/src/main
/scala
added misaligned instruction check, cleaned up badvaddr handling
2011-11-10 03:38:59 -08:00
S
Description
Rocket Chip Generator (
https://github.com/freechipsproject/rocket-chip
)
13
MiB
0
Stars
1
Watchers
0
Forks
Languages
Scala
93.1%
C++
2.1%
Python
2%
Makefile
1.2%
Verilog
0.8%
Other
0.7%