riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
94 Commits 1 Branch 0 Tags
2ece3e61029a3c27a7cdcc8ded7e2d3cb7699c13
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Andrew Waterman 2ece3e6102 Use Mem for ReorderQueue data 
This might improve FPGA QoR.
2016-05-26 01:02:56 -07:00
junctions
Use Mem for ReorderQueue data
2016-05-26 01:02:56 -07:00
S
Description
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
13 MiB
Languages
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%