Andrew Waterman 2aee85cb11 Flush pipeline from MEM stage ...

This means we no longer have to rely on the instruction behind a serializing
instruction being valid, simplifying the control.  But we have to be a
little more cautious when flusing the I$/ITLB/BTB.

2015-01-04 16:40:16 -08:00

rocket

Flush pipeline from MEM stage

2015-01-04 16:40:16 -08:00

S

Description

Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)

13 MiB

Languages

Scala 93.1%

C++ 2.1%

Python 2%

Makefile 1.2%

Verilog 0.8%

Other 0.7%