riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
809 Commits 1 Branch 0 Tags
2aee85cb111866cbb1c107e8a60607e89ac5f59f
Commit Graph
3 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Andrew Waterman 2aee85cb11 Flush pipeline from MEM stage 
This means we no longer have to rely on the instruction behind a serializing
instruction being valid, simplifying the control.  But we have to be a
little more cautious when flusing the I$/ITLB/BTB.
 2015-01-04 16:40:16 -08:00
Andrew Waterman 94b75c7cb1 Continue refactoring control 2015-01-04 15:32:05 -08:00
Andrew Waterman 6181de4cc9 Much refactor, so control 2015-01-03 13:34:38 -08:00