riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
Rocket Chip Generator (https://github.com/freechipsproject/rocket-chip)
146 Commits 1 Branch 0 Tags 13 MiB
Scala 93.1%
C++ 2.1%
Python 2%
Makefile 1.2%
Verilog 0.8%
Other 0.7%
24ef4e6dea
Go to file
Howard Mao 24ef4e6dea make sure to use AND not OR for combining finished signals
2016-07-21 12:05:11 -07:00
groundtest make sure to use AND not OR for combining finished signals 2016-07-21 12:05:11 -07:00