| .. |
|
AsyncCrossing.scala
|
coreplex => subsystem
|
2018-02-21 14:42:24 -08:00 |
|
Buffer.scala
|
diplomacy: provide a val name for all LazyModule constructions
|
2017-12-01 11:28:21 -08:00 |
|
Bundles.scala
|
axi4: implement a diplomatic AXI4 clock crossing (#1049)
|
2017-10-12 00:05:45 -07:00 |
|
Deinterleaver.scala
|
diplomacy: provide a val name for all LazyModule constructions
|
2017-12-01 11:28:21 -08:00 |
|
Delayer.scala
|
diplomacy: provide a val name for all LazyModule constructions
|
2017-12-01 11:28:21 -08:00 |
|
Filter.scala
|
diplomacy: provide a val name for all LazyModule constructions
|
2017-12-01 11:28:21 -08:00 |
|
Fragmenter.scala
|
Error device: require explicit control of atomic and transfer sizes
|
2017-12-08 13:41:09 -08:00 |
|
IdIndexer.scala
|
diplomacy: provide a val name for all LazyModule constructions
|
2017-12-01 11:28:21 -08:00 |
|
Nodes.scala
|
diplomacy: remove node arity and allow empty Nexus nodes (Xbars)
|
2017-12-01 11:26:59 -08:00 |
|
Parameters.scala
|
axi4: implement a diplomatic AXI4 clock crossing (#1049)
|
2017-10-12 00:05:45 -07:00 |
|
Protocol.scala
|
Refactor package hierarchy and remove legacy bus protocol implementations (#845)
|
2017-07-07 10:48:16 -07:00 |
|
RegisterRouter.scala
|
IntNodes: moved from tilelink to their own package
|
2017-10-25 16:56:51 -07:00 |
|
SRAM.scala
|
diplomacy: provide a val name for all LazyModule constructions
|
2017-12-01 11:28:21 -08:00 |
|
Test.scala
|
Error device: require explicit control of atomic and transfer sizes
|
2017-12-08 13:41:09 -08:00 |
|
ToTL.scala
|
diplomacy: provide a val name for all LazyModule constructions
|
2017-12-01 11:28:21 -08:00 |
|
UserYanker.scala
|
diplomacy: provide a val name for all LazyModule constructions
|
2017-12-01 11:28:21 -08:00 |
|
Xbar.scala
|
diplomacy: provide a val name for all LazyModule constructions
|
2017-12-01 11:28:21 -08:00 |
|
package.scala
|
diplomacy: include edge type in inward/outward node handles
|
2017-12-01 11:26:58 -08:00 |
8462ea3d5b