 Andrew Waterman
|
df8aff0906
|
don't dequeue probe queue during reset
|
2012-07-22 21:05:52 -07:00 |
|
|
Andrew Waterman
|
d01e70c672
|
decouple all interfaces between tile and top
also, add an "incoherent" bit to tilelink to indicate no probes needed
|
2012-07-17 22:55:40 -07:00 |
|
|
Andrew Waterman
|
f804c57bb0
|
reduce HTIF clock divider for now
|
2012-05-03 04:21:11 -07:00 |
|
|
Andrew Waterman
|
98a5d682a5
|
coherence mostly works now
|
2012-04-10 02:22:45 -07:00 |
|
|
Andrew Waterman
|
257747a3a1
|
no dessert tonight :(
|
2012-03-26 23:50:09 -07:00 |
|
|
Andrew Waterman
|
25fe46dc18
|
remove bug from dessert
|
2012-03-26 14:18:57 -07:00 |
|
|
Andrew Waterman
|
4e6302fedc
|
add dessert
|
2012-03-25 23:03:20 -07:00 |
|
|
Andrew Waterman
|
5a00143035
|
loop host.in to host.out during reset
|
2012-03-25 21:45:10 -07:00 |
|
|
Andrew Waterman
|
a7ebea13fc
|
add mem serdes unit
|
2012-03-25 17:03:58 -07:00 |
|
|
Andrew Waterman
|
3129040bda
|
use divided clk for htif. UDPATE YOUR FESVR
by default, we now load programs via a backdoor, because otherwise
it takes too long to simulate.
|
2012-03-15 18:36:51 -07:00 |
|
|
Andrew Waterman
|
2607153b67
|
Merge branch 'master' of github.com:ucb-bar/riscv-rocket
|
2012-03-09 02:08:55 -08:00 |
|
|
Andrew Waterman
|
71c8d3fd41
|
reorganize directory structure
|
2012-02-08 15:13:08 -08:00 |
|