  Albert OuandAlbert Ou
|
d76b762657
|
tilelink2 Fragmenter: Mask low bits of D channel addr_lo
This fixes an issue where passing addr_lo through unchanged triggered
unaligned address assertions in the Monitor.
|
2016-09-22 12:36:28 -07:00 |
|
|
Albert Ou
|
3d6a060dc3
|
Bump Scala to 2.11.6
This change, originally part of commit b978083, was excluded from the
merge at commit 47494ec.
|
2015-08-10 23:52:58 -07:00 |
|
|
Albert Ou
|
ca5b3d988d
|
Merge branch 'master' into rocc-fpu-port
|
2015-04-19 15:00:00 -07:00 |
|
|
Albert Ou
|
8f8022379c
|
Fix AMO opcode extraction
|
2015-03-11 23:24:58 -07:00 |
|
|
Albert Ou
|
f75126c39c
|
Require self probes for all built-in Acquire types
This ensures that puts by the RoCC accelerator properly invalidates its
tile's L1 D$, with which it currently shares the same TileLink port.
|
2015-03-11 23:24:58 -07:00 |
|