This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
You've already forked rocket-chip
Code
Releases
Activity
8
Commits
1
Branch
0
Tags
13
MiB
5a00143035
Commit Graph
3 Commits
Author
SHA1
Message
Date
Andrew Waterman
5a00143035
loop host.in to host.out during reset
2012-03-25 21:45:10 -07:00
Andrew Waterman
a7ebea13fc
add mem serdes unit
2012-03-25 17:03:58 -07:00
Andrew Waterman
3129040bda
use divided clk for htif. UDPATE YOUR FESVR
...
by default, we now load programs via a backdoor, because otherwise it takes too long to simulate.
2012-03-15 18:36:51 -07:00