Andrew Waterman
|
5a00143035
|
loop host.in to host.out during reset
|
2012-03-25 21:45:10 -07:00 |
|
Andrew Waterman
|
a7ebea13fc
|
add mem serdes unit
|
2012-03-25 17:03:58 -07:00 |
|
Andrew Waterman
|
3129040bda
|
use divided clk for htif. UDPATE YOUR FESVR
by default, we now load programs via a backdoor, because otherwise
it takes too long to simulate.
|
2012-03-15 18:36:51 -07:00 |
|
Huy Vo
|
1b733e7cf0
|
Merge branch 'master' of github.com:ucb-bar/riscv-rocket
|
2012-03-13 12:34:39 -07:00 |
|
Andrew Waterman
|
2607153b67
|
Merge branch 'master' of github.com:ucb-bar/riscv-rocket
|
2012-03-09 02:08:55 -08:00 |
|
Yunsup Lee
|
4f00bcc760
|
Merge branch 'master' of github.com:ucb-bar/riscv-rocket
|
2012-02-29 17:12:02 -08:00 |
|
Huy Vo
|
0fd777f480
|
Merge branch 'master' of github.com:ucb-bar/riscv-rocket
|
2012-02-26 17:24:23 -08:00 |
|
Andrew Waterman
|
71c8d3fd41
|
reorganize directory structure
|
2012-02-08 15:13:08 -08:00 |
|