riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
731 Commits 1 Branch 0 Tags
31f1dcaf842b8c9408a436a1664b6963779f887d
Commit Graph
5 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Wesley W. TerpstraandAndrew Waterman 31f1dcaf84 ahb: rename mmio outputs to mmio_axi 2016-06-06 21:35:34 -07:00
Wesley W. TerpstraandAndrew Waterman 7a24527448 ahb: make MMIO channels specifiy bus type (we will have more than one bridge) 2016-06-06 21:35:30 -07:00
Wesley W. TerpstraandAndrew Waterman f3a557b67b ahb: AHB parameters should be site specific 
Conflicts:
	src/main/scala/Configs.scala
 2016-06-06 21:35:24 -07:00
Wesley W. TerpstraandAndrew Waterman 976d4d3184 ahb: AHB parameters should match TileLink parameters by default 
Closes #116
 2016-05-25 18:01:25 -07:00
Wesley W. TerpstraandAndrew Waterman da566e7d6a build: use local sbt when building firrtl 2016-05-25 11:48:03 -07:00