riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

ahb: AHB parameters should match TileLink parameters by default

Browse Source 
Closes #116
This commit is contained in:
Wesley W. Terpstra
2016-05-24 15:59:59 -07:00
committed by Andrew Waterman
parent ec0d178010
commit 976d4d3184
1 changed files with 5 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/Configs.scala
View File

@@ -239,6 +239,11 @@ class BaseConfig extends Config (
case LNHeaderBits => log2Ceil(site(TLKey(site(TLId))).nManagers) +
log2Up(site(TLKey(site(TLId))).nClients)
case ExtraL1Clients => 1 // HTIF // TODO not really a parameter
case HastiId => "TL"
case HastiKey("TL") =>
HastiParameters(
addrBits = site(PAddrBits),
dataBits = site(TLKey(site(TLId))).dataBits / site(TLKey(site(TLId))).dataBeats)
case TLKey("L1toL2") =>
TileLinkParameters(
coherencePolicy = new MESICoherence(site(L2DirectoryRepresentation)),