riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
644 Commits 1 Branch 0 Tags
31b72625aa5f05587ba42a6967a18f9b30890e5c
Commit Graph
6 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
mwachs5andAndrew Waterman 93c1b17b52 [debug] Remove erroneous buffer on SB read data (#56) 2016-06-08 23:31:13 -04:00
Megan WachsandAndrew Waterman b832689642 Correct Debug ROM contents 2016-06-05 19:35:25 -07:00
Megan WachsandAndrew Waterman 605fb5b92f [debug]: fix issue with subword select logic 2016-06-05 19:31:07 -07:00
Megan WachsandAndrew Waterman 3e8322816b Correct DMINFO Fields 2016-06-05 19:29:50 -07:00
Megan WachsandAndrew Waterman 7e550ab07c [debug] rocket: fix for issue 121, correct debug ROM and stall logic 2016-06-05 19:29:44 -07:00
mwachs5andAndrew Waterman 740a6073f6 Add Debug Module (#49) 
* Add Debug Module

* [debug] Remove unit tests, update System Bus register addresses, parameterize nComponents

* [debug] Update Debug ROM contents to match updated addresses
 2016-06-01 16:33:33 -07:00