riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
4,822 Commits 1 Branch 0 Tags
140086e2c5c07dc22903c602235178194f2c89e5
Commit Graph
3 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Shreesha SrinathandHenry Cook f2533ce825 bootrom: Adding bootrom parameters (#857) 
BootROM parameters currently control the boot rom address, size, and the
hang which essentially sets the reset vector. This commit allows specifying
different parameter values as required.
 2017-07-13 13:40:02 -07:00
Shreesha SrinathandWesley W. Terpstra ff1f0170dc changing SystemVerilog params to Verilog style (#801) 
vivado-2016.1 synthesis doesn't support SystemVerilog string type parameters
 2017-06-16 22:47:12 -07:00
Shreesha SrinathandGitHub 4059d9417f GeneratorUtils: support to elaborate a RawModule 2017-06-15 14:33:02 -07:00