riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

nasti converters, hub bugfix

Browse Source
This commit is contained in:
Henry Cook
2015-05-19 18:40:34 -07:00
parent c202449e34
commit f3a838cedf
4 changed files with 270 additions and 61 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/cache.scala
View File

@ -641,7 +641,7 @@ class L2AcquireTracker(trackerId: Int) extends L2XactTracker {
// Provide a single ALU per tracker to merge Puts and AMOs with data being
// refilled, written back, or extant in the cache
val amoalu = Module(new AMOALU)
amoalu.io.addr := xact.addr()
amoalu.io.addr := xact.full_addr()
amoalu.io.cmd := xact.op_code()
amoalu.io.typ := xact.op_size()
amoalu.io.lhs := io.data.resp.bits.data // default, overwritten by calls to mergeData