riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

graphML: CTO's like colour

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-10-03 14:07:28 -07:00
committed by Yunsup Lee
parent fe0875b084
commit f2ca2178bf
4 changed files with 10 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/uncore/tilelink2/IntNodes.scala
View File

@ -60,6 +60,7 @@ object IntImp extends NodeImp[IntSourcePortParameters, IntSinkPortParameters, In
Vec(ei.size, Vec(ei.map(_.source.num).max, Bool())).flip
}
def colour = "#0000ff" // blue
def connect(bo: => Vec[Bool], bi: => Vec[Bool], ei: => IntEdge)(implicit sourceInfo: SourceInfo): (Option[LazyModule], () => Unit) = {
(None, () => {
// Cannot use bulk connect, because the widths could differ