riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Turn up optimization for Verilator compilation

Browse Source
This commit is contained in:
Andrew Waterman 2016-06-28 14:01:37 -07:00 committed by Howard Mao
parent 74cd588c65
commit f1cbb2ff77
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
emulator/Makefrag-verilator
View File

@ -53,7 +53,7 @@ verilator/verilator-$(VERILATOR_VERSION).tar.gz:
VERILATOR := $(INSTALLED_VERILATOR) --cc --exe
VERILATOR_FLAGS := --top-module $(MODEL) +define+PRINTF_COND=\$$c\(\"verbose\"\) --assert \
-Wno-UNSIGNED -Wno-COMBDLY -Wno-MULTIDRIVEN -Wno-WIDTH -Wno-STMTDLY -Wno-SELRANGE -Wno-IMPLICIT \
-CFLAGS "$(CXXFLAGS) -DVERILATOR -include $(base_dir)/csrc/verilator.h"
-O3 -CFLAGS "$(CXXFLAGS) -DVERILATOR -include $(base_dir)/csrc/verilator.h"
cppfiles = $(addprefix $(base_dir)/csrc/, $(addsuffix .cc, $(CXXSRCS)))
model_header = $(generated_dir)/$(MODEL).$(CONFIG)/V$(MODEL).h