1
0

refactor uncore to split into separate packages

This commit is contained in:
Howard Mao 2016-06-28 13:16:48 -07:00
parent c725a78086
commit 74cd588c65
8 changed files with 19 additions and 8 deletions

@ -1 +1 @@
Subproject commit 074d444f02d6edf8905ecc4feb20763c37f9a767
Subproject commit 7bfbda6bdc32e00ecd54608307f1f9baf3920245

2
rocket

@ -1 +1 @@
Subproject commit 36e02ac94a8b2fbaa057bee37b2f7ed2a72dd227
Subproject commit ab87641325372344d8012751f8ac9f433cdeee50

View File

@ -4,7 +4,10 @@ package rocketchip
import Chisel._
import junctions._
import uncore._
import uncore.tilelink._
import uncore.coherence._
import uncore.agents._
import uncore.devices._
import rocket._
import rocket.Util._
import groundtest._

View File

@ -1,7 +1,7 @@
package rocketchip
import Chisel._
import uncore._
import uncore.tilelink._
import junctions._
import cde.Parameters

View File

@ -5,7 +5,12 @@ package rocketchip
import Chisel._
import cde.{Parameters, Field}
import junctions._
import uncore._
import uncore.tilelink._
import uncore.coherence._
import uncore.agents._
import uncore.devices._
import uncore.util._
import uncore.converters._
import rocket._
import rocket.Util._

View File

@ -4,7 +4,7 @@ package rocketchip
import Chisel._
import cde.Parameters
import uncore.{DbBusConsts, DMKey}
import uncore.devices.{DbBusConsts, DMKey}
object TestBenchGeneration extends FileSystemUtilities {
def generateVerilogFragment(

View File

@ -3,7 +3,10 @@ package rocketchip
import Chisel._
import groundtest._
import rocket._
import uncore._
import uncore.tilelink._
import uncore.coherence._
import uncore.agents._
import uncore.devices.NTiles
import junctions._
import scala.collection.mutable.LinkedHashSet
import cde.{Parameters, Config, Dump, Knob, CDEMatchError}

2
uncore

@ -1 +1 @@
Subproject commit 99f0c8dcae783d19ed5d1192b4d658bcc2b65e5a
Subproject commit acc61673a6455320b7a01b74df41c5c453510823