Merge pull request #403 from ucb-bar/fix-incisive-warning
Fix Verilog compile warning from Cadence Incisive
This commit is contained in:
commit
f069052969
@ -22,7 +22,7 @@ module TestDriver;
|
|||||||
int unsigned rand_value;
|
int unsigned rand_value;
|
||||||
initial
|
initial
|
||||||
begin
|
begin
|
||||||
$value$plusargs("max-cycles=%d", max_cycles);
|
void'($value$plusargs("max-cycles=%d", max_cycles));
|
||||||
verbose = $test$plusargs("verbose");
|
verbose = $test$plusargs("verbose");
|
||||||
|
|
||||||
// do not delete the line below.
|
// do not delete the line below.
|
||||||
|
Loading…
Reference in New Issue
Block a user