riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

Silence Verilog compile warning from Cadence Incisive

This commit is contained in:
Scott Johnson 2016-10-17 15:44:24 -07:00
parent c8fc05d154
commit dc4c375c7f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vsrc/TestDriver.v
View File

@ -22,7 +22,7 @@ module TestDriver;
int unsigned rand_value;
initial
begin
$value$plusargs("max-cycles=%d", max_cycles);
void'($value$plusargs("max-cycles=%d", max_cycles));
verbose = $test$plusargs("verbose");
// do not delete the line below.