riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Fix BRAM assertion condition

Browse Source
This commit is contained in:
Albert Ou 2016-05-23 13:19:53 -07:00
parent 3e0b5d6fd9
commit ee0acc1d07
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/bram.scala
View File

@ -38,7 +38,7 @@ class BRAMSlave(depth: Int)(implicit val p: Parameters) extends Module
val rdata = bram.read(raddr, ren)
val wdata = io.acquire.bits.data
val wmask = io.acquire.bits.wmask()
assert(!io.acquire.valid || wmask === Fill(tlDataBytes, Bool(true)),
assert(!wen || (wmask === Fill(tlDataBytes, Bool(true))),
"bram: subblock writes not supported")
when (wen) {
bram.write(s0_addr, wdata)