riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Add blocking D$

Browse Source
This commit is contained in:
Andrew Waterman
2016-05-25 11:08:11 -07:00
parent a8462d3cfc
commit e82c080c3c
10 changed files with 70 additions and 63 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
vsim/Makefile
View File

@ -16,7 +16,7 @@ sim_dir = .
output_dir = $(sim_dir)/output
BACKEND ?= v
CONFIG ?= DefaultVLSIConfig
CONFIG ?= DefaultConfig
TB ?= rocketTestHarness
include $(base_dir)/Makefrag