riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

rocket: flip interrupt rendering so cores are on top

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-09-27 12:46:29 -07:00
1 parent ce01ab2700
commit e07d86aecd
1 file changed
+1 -1
Download Patch File Download Diff File Expand all files Collapse all files
src/main/scala/coreplex/RocketCoreplex.scala
+1 -1
View File
@@ -86,7 +86,7 @@ trait HasRocketTiles extends HasSystemBus
wrapper.intOutputNode.foreach { case int => wrapper.intOutputNode.foreach { case int =>
val rocketIntXing = LazyModule(new IntXing(wrapper.outputInterruptXingLatency)) val rocketIntXing = LazyModule(new IntXing(wrapper.outputInterruptXingLatency))
rocketIntXing.intnode := int FlipRendering { implicit p => rocketIntXing.intnode := int }
plic.intnode := rocketIntXing.intnode plic.intnode := rocketIntXing.intnode
} }