riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: relax max transfer size; the real requirement is not exceeding alignment

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-09-05 19:45:16 -07:00
parent cf0291061d
commit ded246fb95
2 changed files with 5 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/uncore/tilelink2/Fragmenter.scala
View File

@ -17,7 +17,6 @@ class TLFragmenter(minSize: Int, maxSize: Int, alwaysMin: Boolean = false) exten
require (isPow2 (maxSize))
require (isPow2 (minSize))
require (minSize < maxSize)
require (maxSize <= TransferSizes.maxAllowed)
val fragmentBits = log2Ceil(maxSize / minSize)