riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

Merge pull request #1242 from freechipsproject/unnamed_reg_fix 

RegFieldDesc: fix the output produced for undescribed registers
This commit is contained in:
Megan Wachs 2018-02-16 14:27:53 -08:00 committed by GitHub
parent 135f06cefc 5affd3bec2
commit db35f45bf7
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/tilelink/RegisterRouter.scala
View File

@ -88,7 +88,7 @@ case class TLRegisterNode(
val regDescs = mapping.flatMap { case (offset, seq) =>
var currentBitOffset = 0
seq.zipWithIndex.map { case (f, i) => {
val tmp = (f.desc.map{ _.name}.getOrElse(s"unnamedRegField${i}") -> (
val tmp = (f.desc.map{ _.name}.getOrElse(s"unnamedRegField${offset.toHexString}_${currentBitOffset}") -> (
("byteOffset" -> s"0x${offset.toHexString}") ~
("bitOffset" -> currentBitOffset) ~
("bitWidth" -> f.width) ~