riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

README updated for new fpga flow

Browse Source
This commit is contained in:
Scott Beamer 2014-08-07 14:52:56 -07:00
parent e390eba8ce
commit d3a8a224fe
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
README.md
View File

@ -58,6 +58,11 @@ And to run the assembly tests on the C simulator and generate waveforms:
$ make run-vecasm-timer-tests-debug $ make run-vecasm-timer-tests-debug
$ make run-bmarks-test-debug $ make run-bmarks-test-debug
To FPGA-synthesizable verilog (output will be in `/fpga/generated-src`):
$ cd fpga/build/syn
$ make
Updating To A Newer Version Of Chisel Updating To A Newer Version Of Chisel
------------------------------------- -------------------------------------