riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix mm_dramsim2

Browse Source
This commit is contained in:
Howard Mao 2016-03-29 13:51:59 -07:00
parent 3673365b08
commit cf716fea58
2 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
csrc/mm_dramsim2.cc
View File

@ -17,17 +17,19 @@ using namespace DRAMSim;
void mm_dramsim2_t::read_complete(unsigned id, uint64_t address, uint64_t clock_cycle)
{
auto req = rreq[address];
auto req = rreq[address].front();
for (int i = 0; i < req.len; i++) {
auto dat = read(address + i * req.size, req.size);
rresp.push(mm_rresp_t(req.id, dat, (i == req.len - 1)));
}
rreq[address].pop();
}
void mm_dramsim2_t::write_complete(unsigned id, uint64_t address, uint64_t clock_cycle)
{
auto b_id = wreq[address];
auto b_id = wreq[address].front();
bresp.push(b_id);
wreq[address].pop();
}
void power_callback(double a, double b, double c, double d)
@ -82,7 +84,7 @@ void mm_dramsim2_t::tick(
bool b_fire = b_valid() && b_ready;
if (ar_fire) {
rreq[ar_addr] = mm_req_t(ar_id, 1 << ar_size, ar_len + 1, ar_addr);
rreq[ar_addr].push(mm_req_t(ar_id, 1 << ar_size, ar_len + 1, ar_addr));
mem->addTransaction(false, ar_addr);
}
@ -102,7 +104,7 @@ void mm_dramsim2_t::tick(
if (store_count == 0) {
store_inflight = false;
mem->addTransaction(true, store_addr);
wreq[store_addr] = store_id;
wreq[store_addr].push(store_id);
assert(w_last);
}
}

4
csrc/mm_dramsim2.h
View File

@ -86,9 +86,9 @@ class mm_dramsim2_t : public mm_t
uint64_t store_count;
std::vector<char> dummy_data;
std::queue<uint64_t> bresp;
std::map<uint64_t, uint64_t> wreq;
std::map<uint64_t, std::queue<uint64_t> > wreq;
std::map<uint64_t, mm_req_t> rreq;
std::map<uint64_t, std::queue<mm_req_t> > rreq;
std::queue<mm_rresp_t> rresp;
void read_complete(unsigned id, uint64_t address, uint64_t clock_cycle);