riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: retire RTCPeriod & introduce PeripheryBusParams.frequency (#887)

Browse Source
This commit is contained in:
Yunsup Lee
2017-07-25 00:55:55 -07:00
committed by GitHub
parent 68ed055f6d
commit c9e467a668
4 changed files with 15 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/system/Configs.scala
View File

@ -14,8 +14,6 @@ class BaseConfig extends Config(new BaseCoreplexConfig().alter((site,here,up) =>
// DTS descriptive parameters
case DTSModel => "freechips,rocketchip-unknown"
case DTSCompat => Nil
case DTSTimebase => BigInt(1000000) // 1 MHz
case RTCPeriod => Some(1000) // Implies coreplex clock is DTSTimebase * RTCPeriod = 1 GHz
// External port parameters
case IncludeJtagDTM => false
case JtagDTMKey => new JtagDTMKeyDefault()