riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix vcmdq full replay logic

Browse Source
This commit is contained in:
Andrew Waterman
2012-02-15 17:49:12 -08:00
parent 258d050e1b
commit c13524ad3a
2 changed files with 5 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/consts.scala
View File

@ -193,7 +193,7 @@ object Constants
val HAVE_RVC = false
val HAVE_FPU = true
val HAVE_VEC = false
val HAVE_VEC = true
val FPU_N = UFix(0, 1);
val FPU_Y = if (HAVE_FPU) UFix(1, 1) else FPU_N;