riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

coherence mostly works now

Browse Source
This commit is contained in:
Andrew Waterman committed 2012-04-10 02:22:45 -07:00
1 parent 3cdd166153
commit c0ec3794bf
4 files changed
+18 -14
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/nbdcache.scala
+2 -2
View File
@@ -826,8 +826,8 @@ class HellaCache(co: CoherencePolicy) extends Component {
(((r_cpu_req_type === MT_W) || (r_cpu_req_type === MT_WU)) && (r_cpu_req_idx(1,0) != Bits(0))) ||
((r_cpu_req_type === MT_D) && (r_cpu_req_idx(2,0) != Bits(0)));
io.cpu.xcpt_ma_ld := r_cpu_req_val_ && r_req_read && misaligned
io.cpu.xcpt_ma_st := r_cpu_req_val_ && r_req_write && misaligned
io.cpu.xcpt_ma_ld := r_cpu_req_val_ && !early_nack && r_req_read && misaligned
io.cpu.xcpt_ma_st := r_cpu_req_val_ && !early_nack && r_req_write && misaligned
// tags
val meta = new MetaDataArrayArray(lines)