riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix id interrupt signal

Browse Source
This commit is contained in:
Yunsup Lee 2012-03-19 15:13:57 -07:00
parent 0edea00166
commit c036fff79c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/ctrl.scala
View File

@ -458,7 +458,7 @@ class rocketCtrl extends Component
val p_irq_timer = (io.dpath.status(15).toBool && io.dpath.irq_timer); val p_irq_timer = (io.dpath.status(15).toBool && io.dpath.irq_timer);
val p_irq_ipi = (io.dpath.status(13).toBool && io.dpath.irq_ipi); val p_irq_ipi = (io.dpath.status(13).toBool && io.dpath.irq_ipi);
val id_interrupt = val id_interrupt =
io.dpath.status(SR_ET).toBool && mem_reg_valid && io.dpath.status(SR_ET).toBool &&
((io.dpath.status(15).toBool && io.dpath.irq_timer) || ((io.dpath.status(15).toBool && io.dpath.irq_timer) ||
(io.dpath.status(13).toBool && io.dpath.irq_ipi) || (io.dpath.status(13).toBool && io.dpath.irq_ipi) ||
vec_irq); vec_irq);