riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Vec(Reg) -> Reg(Vec)

Browse Source
This commit is contained in:
Andrew Waterman
2015-07-15 12:33:46 -07:00
parent a78e28523c
commit be2ff6dec7
6 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/btb.scala
View File

@ -36,7 +36,7 @@ class RAS(nras: Int) {
private val count = Reg(init=UInt(0,log2Up(nras+1)))
private val pos = Reg(init=UInt(0,log2Up(nras)))
private val stack = Vec.fill(nras){Reg(UInt())}
private val stack = Reg(Vec.fill(nras){UInt()})
}
class BHTResp extends Bundle with BTBParameters {