riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge remote-tracking branch 'origin/master' into rocc-fpu-port

Browse Source
This commit is contained in:
Yunsup Lee 2015-04-29 00:43:53 -07:00
commit b9fb1bb46e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/nbdcache.scala
View File

@ -511,7 +511,7 @@ class ProbeUnit extends L1HellaCacheModule {
req := io.req.bits
}
val reply = old_coh.makeRelease(req, req.client_xact_id)
val reply = old_coh.makeRelease(req)
io.req.ready := state === s_invalid
io.rep.valid := state === s_release &&
!(tag_matches && old_coh.requiresVoluntaryWriteback()) // Otherwise WBU will issue release