riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

don't use splat and bug out if too many address map entries

Browse Source
This commit is contained in:
Howard Mao committed 2016-07-11 18:10:42 -07:00
1 parent 46fc9744e2
commit b47f8fbc41
2 files changed
+2 -2
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/Configs.scala
+1 -1
View File
@@ -39,7 +39,7 @@ class BaseConfig extends Config (
lazy val globalAddrMap = {
val memBase = 0x80000000L
val memSize = 0x10000000L
val io = AddrMap((AddrMapEntry("int", internalIOAddrMap) +: site(ExtMMIOPorts).entries):_*)
val io = new AddrMap(AddrMapEntry("int", internalIOAddrMap) +: site(ExtMMIOPorts).entries)
val addrMap = AddrMap(
AddrMapEntry("io", io),
AddrMapEntry("mem", MemRange(memBase, memSize, MemAttr(AddrMapProt.RWX, true))))