riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

bump chisel

Browse Source
This commit is contained in:
Andrew Waterman
2016-05-25 11:09:37 -07:00
parent f52fc655a5
commit a8462d3cfc
5 changed files with 8 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
project/build.scala
View File

@ -15,7 +15,10 @@ object BuildSettings extends Build {
libraryDependencies ++= Seq("org.scala-lang" % "scala-reflect" % scalaVersion.value)
)
lazy val chisel = project in file(sys.env.getOrElse("CHISEL_SUBMODULE", "chisel2"))
lazy val chiselMacros = project in file("chisel3/chiselMacros")
lazy val chiselFrontend = project in file("chisel3/chiselFrontend")
lazy val chisel = project in file("chisel" + sys.env.getOrElse("CHISEL_VERSION", 2)) dependsOn(chiselMacros, chiselFrontend)
lazy val cde = project in file("context-dependent-environments")
lazy val hardfloat = project.dependsOn(chisel)
lazy val junctions = project.dependsOn(chisel, cde)