riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

periphery: a handy trait to turn-off ExtMem

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-11-23 18:53:22 -08:00
parent 30e890b480
commit a670f63c81
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/scala/rocketchip/Periphery.scala
View File

@ -72,6 +72,14 @@ trait PeripheryExtInterruptsModule {
///// /////
trait PeripheryNoMem extends TopNetwork {
private val channels = p(BankedL2Config).nMemoryChannels
require (channels == 0)
val mem = Seq()
}
/////
trait PeripheryMasterAXI4Mem { trait PeripheryMasterAXI4Mem {
this: TopNetwork => this: TopNetwork =>
val module: PeripheryMasterAXI4MemModule val module: PeripheryMasterAXI4MemModule